IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re application of: Baily, et al. Docket No.: ROC920030218US1

Serial No.: 10/616,683 Group Art Unit: 2112

Filed: 07/10/03 Examiner: Stiglic, Ryan M.

5 For: COMPUTER APPARATUS AND METHOD FOR AUTONOMICALLY DETECTING SYSTEM CONFIGURATION AND MAINTAINING PERSISTENT I/O BUS NUMBERING

REPLY BRIEF

Mail Stop APPEAL BRIEF - PATENTS Commissioner for Patents 10 P.O. Box 1450 Alexandria. VA 22313-1450

Dear Sir/Madam:

This Reply Brief is filed to address issues raised in the Examiner's Answer dated 6/7/06.

ARGUMENT

Issue 1: Whether claims 1-16 and 19-20 are unpatentable under 35
U.S.C. §103(a) over applicant's admitted prior art (AAPA) in view of Mizukami (US 2002/0120708A1).

The Examiner rejected the pending claims as being unpatentable over AAPA in view of Mizukami. Applicant traverses the Examiner's finding of obviousness of claims 1-16 and 19-20. The cited art individually or in combination does not teach or suggest the claimed invention herein.

Response to the Examiner's Answer

5

10

15

20

25

Applicants affirm the arguments made in the Appeal Brief filed on 04/10/2006, which is incorporated herein by reference. In the Examiner's answer, the Examiner makes the following characterization of the applicants admitted prior art (AAPA):

"Thus an inefficient failure recovery procedure (i.e. recovery from an upgrade) is evident and there exists a need for an efficient recovery procedure that provides Tower C with the ability to rollback to the configuration of Tower C prior to the failure event." (Last sentence of page 3 to page 4)

This statement by the Examiner is conclusory, and suffers from hindsight reconstruction. The AAPA does not suggest that the solution is to "roll back to the configuration of tower C." This conclusion is derived from Applicant's description of the invention, not the AAPA. The AAPA merely described the problem with assigning bus numbers in nonvolatile memory when the system requires bus reconfiguration due to reconfiguration of the system arising from a hardware upgrade or hardware failure. In the prior art, bus numbering information was stored in local, non-volatile memory. When reconfiguration occurred, the previously used bus numbers would not be re-assigned. The solution to reconstruct the bus numbering of a tower is described in the Applicant's description of

the invention, not the AAPA. The above conclusory statement of the prior art is clearly tainted with hindsight from the applicant's disclosure and demonstrates how the Examiner has relied on hindsight reconstruction to build a case of obviousness. The above statement is used by the Examiner to make the jump between the AAPA and Mizukami, but since it is tainted with hindsight reconstruction, the conclusions drawn from this relationship are similarly tainted. The Examiner has failed to establish a prima facie case. Applicant hereby respectfully request the Examiner's final rejection of the pending claims under 35 U.S.C. §103(a) be reversed.

The Examiner further characterizes Mizukami at page 4, lines 11-13 of the 10 Examiner's Answer as follows:

5

Upon the loss of the configuration data of a node (e.g. a failure event) the data stored in the backup memory of an adjacent node is transferred to the failed node ([0023; 0083; 0085; 0095-0099]).

This statement shows the Examiner interprets Mizukami to teach the configuration data

from the memory backup is "transferred" to the failed node. This makes sense in

Mizukami and the type of failure that Mizukami overcomes. However, in the claimed
invention, the bus numbering information is read to determine an appropriate bus number
for a bus in the reconfigured enclosure (e.g. see claim 4). The data is not transferred to
the failed node. In contrast, bus numbering information is used by the bus number
manager to set up bus numbering. Further, the bus numbering that is re-configured is not
in the "failed node" but in the replacement of the failed node. While this second
difference is not in the claims explicitly, it is the nature of the invention and is significant
with respect to the Examiner's broad interpretation of the similarities between the
claimed invention and the prior art (AAPA and Mizukami). These differences between

Further, the Examiner's answer continues to focus on the idea of failure event to broadly scope the AAPA and Mizukami to find obviousness. However, the claims include a bus number manager that detects a change in configuration. The bus number manager then uses the stored bus numbering information to configure bus numbering while re-using the bus numbers. The Examiner has not shown how one of ordinary skill in the art would associate a change in configuration with a failure event in Mizukami. While a change in configuration may be the result of a failure, it is not a failure event that the bus number manager detects. In contrast, in Mizukami, the configuration data is restored to the failed node after a failure event. Mizukami in combination with the AAPA does not teach or suggest detecting a change in configuration to initiate access to the stored bus numbering information to reconfigure the system.

After making a broad interpretation of the claims and then associating them loosely with Mizukami, the Examiner has cobbled together an argument for obviousness. But these broad interpretations and associations leave several gaps that lack a motivation to combine the art in the specific manner as claimed, or the gaps are filled by hindsight reconstruction. The Examiner has failed to demonstrate how one of ordinary skill in the art would be motivated to make these vague associations and interpretations given the many differences between the claimed invention and the prior art. Recognizing that Mizukami is even related to the present invention requires hindsight. There is nothing in the AAPA or Mizukami to suggest that there is a benefit to combine the two in the manner of the present invention. Applicant respectfully requests the Examiner's final rejection of the pending claims under 35 U.S.C. §103(a) be reversed.

CONCLUSION

Claims 1-16 and 19-20 are addressed in this Appeal. For the numerous reasons articulated above, applicants maintain that the rejections of claims 1-16 and 19-20 under 35 U.S.C. § 103(a) are erroneous.

Applicants respectfully submit that this Reply Brief fully responds to, and successfully contravenes, every ground of rejection in the Examiner's Answer and respectfully requests that the final rejection be reversed and that all claims in the subject patent application be found allowable.

Respectfully submitted,

10

5

/bretipetersen/ Bret J. Petersen Reg. No. 37,417

MARTIN & ASSOCIATES, L.L.C. P.O. Box 548

15 Carthage, MO 64836-0548 (417) 358-4700 Fax (417) 358-5757

CLAIMS APPENDIX

2	a non-volatile memory that contains:
3	(A) bus numbering information for at least one bus located within the first
4	apparatus; and
5	(B) bus numbering information for at least one bus located within a second
6	apparatus coupled to the first apparatus.

A first apparatus comprising:

1 1.

- 1 2. The first apparatus of claim 1 wherein the bus numbering information comprises a beginning bus number and a number of buses.
- 1 3. The first apparatus of claim 1 wherein the non-volatile memory comprises at least 2 one identifier for determining if contents of the non-volatile memory are valid.

- A computer system comprising:
- 2 a first physical enclosure;

1

- 3 a second physical enclosure coupled to the first physical enclosure, the second
- 4 physical enclosure including a non-volatile memory that contains bus numbering
- 5 information for buses contained in the first and second physical enclosures; and
- 6 a bus number manager that detects a change in configuration of the computer
- 7 system and that reads the bus numbering information from the non-volatile memory for
 - the first and second physical enclosures to determine an appropriate bus number for at
- 9 least one bus in the first and second physical enclosures.
- 1 5. The computer system of claim 4 wherein the bus numbering information
- 2 comprises a beginning bus number and a number of buses.
- 1 6. The computer system of claim 4 wherein the non-volatile memory comprises at
- 2 least one identifier that is read by the bus number manager to determine if
- 3 contents of the non-volatile memory are valid.

1	7.	A computer system comprising:
2		(1) a first physical enclosure comprising:
3		at least one processor;
4		a memory coupled to the at least one processor;
5		a non-volatile memory coupled to the at least one processor, the non-
6		volatile memory including a bus number mask that indicates bus numbers in use
7		in the computer system; and
8		a hub coupled to the at least one processor;
9		(2) a second physical enclosure comprising:
10		at least one bridge coupled to the hub in the first physical enclosure;
11		at least one numbered bus coupled to the at least one bridge;
12		a non-volatile memory that contains:
13		(A) bus numbering information for numbered buses in the second
14		physical enclosure; and
15		(B) bus numbering information for numbered buses in a third
16		physical enclosure;
17		(3) the third physical enclosure comprising:
18		at least one bridge coupled to the at least one bridge in the second physical
19		enclosure;
20		at least one numbered bus coupled to the at least one bridge in the third
21		physical enclosure;
22		a non-volatile memory that contains:
23		(A) bus numbering information for numbered buses in the third
24		physical enclosure; and
25		(B) bus numbering information for numbered buses in the second
26		physical enclosure;

(claim 7 continued)

27

28

29

30

31

- (4) a bus number manager residing in the memory of the first physical enclosure and executed by the at least one processor in the first physical enclosure, the bus number manager detecting a change in configuration of the computer system and reading the bus numbering information from the non-volatile memory in the second and third physical enclosures to determine an appropriate bus number for at least one bus in the second and third physical enclosures.
- 1 8. The computer system of claim 7 wherein the bus numbering information 2 comprises a beginning bus number and a number of buses.

- 1 9. A computer-implemented method for storing bus numbering information in a non-
- 2 volatile memory, the method comprising the steps of:
- 3 assigning unique bus numbers to buses in a first physical enclosure;
- 4 assigning unique bus numbers to buses in a second physical enclosure; and
- 5 storing the bus numbers for the buses in the first and second physical enclosures
- 6 in the non-volatile memory.
- 1 10. The method of claim 9 wherein the non-volatile memory resides in the first
- 2 physical enclosure.
- 1 11. The method of claim 9 wherein the bus numbering information comprises a
- 2 beginning bus number and a number of buses.

1	12. A computer-implemented method for numbering a plurality of buses in a
2	computer system that includes a plurality of physical enclosures, the method
3	comprising the steps of:
4	storing in a non-volatile memory bus numbering information for at least one bus
5	in a first physical enclosure;
6	storing in the non-volatile memory bus numbering information for at least one bus
7	in a second physical enclosure;
8	detecting a change in the computer system configuration; and
9	reading the bus numbering information from the non-volatile memory for the first
10	and second physical enclosures to determine an appropriate bus number for at least one

1 13. The method of claim 12 wherein the bus numbering information comprises a beginning bus number and a number of buses.

bus in the first and second physical enclosures.

1	14. A computer-implemented method for assigning and maintaining persistent
2	numbers to a plurality of buses in a computer system that includes a plurality of
3	physical enclosures, the method comprising the steps of:
4	assigning unique bus numbers to buses in a first physical enclosure;
5	assigning unique bus numbers to buses in a second physical enclosure coupled to
6	the first physical enclosure;
7	storing bus numbering information corresponding to the bus numbers for the
8	buses in the first and second physical enclosures in a first non-volatile memory in the first
9	physical enclosure;
10	storing bus numbering information corresponding to the bus numbers for the
11	buses in the first and second physical enclosures in a second non-volatile memory in the
12	second physical enclosure;
13	detecting a change in the computer system configuration;
14	reading the bus numbering information from the first and second non-volatile
15	memories to determine an appropriate bus number for the buses in the first physical
16	enclosure; and
17	reading the bus numbering information from the first and second non-volatile
18	memories to determine an appropriate bus number for the buses in the second physical
19	enclosure.

The method of claim 14 wherein the bus numbering information comprises a

beginning bus number and a number of buses.

1 15.
 2

- 1 16. A program product comprising:
- 2 a bus number manager that detects a change in configuration of a computer
- 3 system that includes a plurality of physical enclosures, the bus number manager reading
- 4 bus numbering information from a non-volatile memory in a first physical enclosure to
- 5 determine an appropriate bus number for at least one bus in the first physical enclosure
- 6 and at least one bus in a second physical enclosure; and
- 7 recordable signal bearing media bearing the bus number manager.
 - 17. (Cancelled)
 - 18. (Cancelled)

- 1 19. The program product of claim 16 wherein the bus numbering information
- 2 comprises a beginning bus number and a number of buses.
 - 20. The program product of claim 16 wherein the non-volatile memory comprises at
- 2 least one identifier that is read by the bus number manager to determine if
- 3 contents of the non-volatile memory are valid.

EVIDENCE APPENDIX

An Evidence Appendix is not required for this Reply Brief.

RELATED PROCEEDINGS APPENDIX

A Related Proceedings Appendix is not required for this Reply Brief.